Amendments to the Claims

The listing of claims will replace all prior versions, and listings of claims in the application.

- 1. (Previously Presented) A timing generator for use within a video processing device, comprising:
 - a random access memory;

a plurality of microsequencers coupled to said random access memory that are configured to produce flags based on programs stored in said random access memory; and

a programmable combinational logic module, coupled to said plurality of microsequencers, that is configured to generate control signals based on the flags produced by said plurality of microsequencers to support a copy protection process, wherein the programmable combinational logic module is configured to adapt to modifications in the copy protection process.

- (Original) The timing generator of claim 1, further comprising:
 a plurality of shift registers, coupled to said plurality of microsequencers that
 provide operating parameters to said plurality of microsequencers.
- 3. (Original) The timing generator of claim 1, further comprising: a means for downloading software changes to said timing generator while said timing generator is processing a video signal without substantial interference to a video signal being processed.
- 4. (Original) The timing generator of claim 1, further comprising:

an instruction set that enables said plurality of microsequencers to share said random access memory.

- 5. (Original) The timing generator of claim 1, wherein said plurality of microsequencers includes between two and ten microsequencers.
- 6. (Original) The timing generator of claim 5, wherein said plurality of microsequencers includes seven microsequencers.
- 7. (Cancelled)
- 8. (Cancelled)
- 9. (Original) The timing generator of claim 1, wherein said video processing device is a television.
- 10. (Original) The timing generator of claim 1, wherein said video processing device is a cable set-top box.
- 11. (Cancelled)
- 12. (Cancelled)
- 13. (Cancelled)
- 14. (Currently Amended) A method for generating a time-dependent control signal for video signals, comprising the steps of:
 - (a) storing a plurality of programs within a random access memory;

- (b) accessing a plurality of programs stored within the random access memory;
- (c) executing a set of programs from said plurality of programs by a plurality of microsequencers to generate a set of flags;
- (d) generating a control signal based on the set of flags through application of programmable combinational logic, wherein the programmable combinational logic module adapts to modifications in [[the]] <u>a</u> copy protection process; and
- (e) outputting said control signal to implement [[a]] the copy protection process.
- 15. (Original) The method of claim 14, wherein the step of accessing includes arbitrating the access to the random access memory by the plurality of microsequencers.
- 16. (Original) The method of claim 14, wherein the step of executing is completed in parallel by a plurality of microsequencers.
- 17. (Cancelled)
- 18. (Original) The method of claim 14, wherein the control signal is a horizontal sync control signal.
- 19. (Original) The method of claim 14, wherein the control signal is an external horizontal sync control signal.

- 20. (Original) The method of claim 14, wherein the control signal is an external vertical sync control signal.
- 21. (Original) The method of claim 14, wherein the control signal is a vertical blanking active control signal.
- 22. (Original) The method of claim 14, wherein the control signal is a color burst control signal.
- 23. (Previously Presented) The method of claim 14, wherein the control signal is a U Flip control signal.
- 24. (Previously Presented) The method of claim 14, wherein the control signal is a V Flip control signal.
- 25. (Original) The method of claim 14, wherein the control signal is a vertical sync control signal.
- 26. (Original) The method of claim 14, wherein the control signal is a vertical blank control signal.
- 27. (Previously Presented) The timing generator of claim 1, wherein the programmable combinational logic includes a multiplexer that has a register controlled selection input.